View ATF20V8B_69340.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Features
* Industry Standard Architecture
- Emulates Many 24-Pin PALs(R) - Low Cost Easy-to-Use Software Tools * High-Speed Electrically Erasable Programmable Logic Devices - 7.5 ns Maximum Pin-to-Pin Delay * Several Power Saving Options Device ATF20V8B ATF20V8BQ ATF20V8BQL ICC, Stand-By 50 mA 35 mA 5 mA ICC, Active 55 mA 40 mA 20 mA
* CMOS and TTL Compatible Inputs and Outputs * Input and I/O Pull-Up Resistors * Advanced Flash Technology
- Reprogrammable - 100% Tested * High Reliability CMOS Process - 20 Year Data Retention - 100 Erase/Write Cycles - 2,000V ESD Protection - 200 mA Latchup Immunity * Commercial and Industrial Temperature Ranges * Dual-in-Line and Surface Mount Packages in Standard Pinouts
HighPerformance EE PLD ATF20V8B
Block Diagram
Pin Configurations
Pin Name CLK I I/O OE * VCC Function Clock Logic Inputs Bidirectional Buffers Output Enable No Internal Connection +5V Supply
CLK/IN IN IN IN IN IN IN IN IN IN IN GND 1 2 3 4 5 6 7 8 9 10 11 12
TSSOP Top View
24 23 22 21 20 19 18 17 16 15 14 13 VCC IN I/O I/O I/O I/O I/O I/O I/O I/O IN OE/IN
DIP/SOIC
PLCC Top View
Rev. 0407E-05/98
1
Description
The ATF20V8B is a high performance CMOS (Electrically Erasable) Programmable Logic Device (PLD) which utilizes Atmel's proven electrically erasable Flash memory technology. Speeds down to 7.5 ns and power dissipation as low as 10 mA are offered. All speed ranges are specified over the full 5V 10% range for industrial temperature ranges, and 5V 5% for commercial temperature ranges. Several low power options allow selection of the best solution for various types of power-limited applications. Each of these options significantly reduces total system power and enhances system reliability. The ATF20V8Bs incorporate a superset of the generic architectures, which allows direct replacement of the 20R8 family and most 24-pin combinatorial PLDs. Eight outputs are each allocated eight product terms. Three different modes of operation, configured automatically with software, allow highly complex logic functions to be realized.
Absolute Maximum Ratings*
Temperature Under Bias ................................ -55C to +125C Storage Temperature ..................................... -65C to +150C Voltage on Any Pin with Respect to Ground .........................................-2.0V to +7.0V(1) Voltage on Input Pins with Respect to Ground During Programming.....................................-2.0V to +14.0V(1) Note: Programming Voltage with Respect to Ground .......................................-2.0V to +14.0V(1) 1. *NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns.Maximum output pin voltage is VCC + 0.75V DC which may overshoot to 7.0V for pulses of less than 20 ns.
DC and AC Operating Conditions
Commercial Operating Temperature (Case) VCC Power Supply 0C - 70C 5V 5% Industrial -40C - 85C 5V 10%
2
ATF20V8B
ATF20V8B
DC Characteristics
Symbol IIL IIH Parameter Input or I/O Low Leakage Current Input or I/O High Leakage Current Condition 0 VIN VIL(MAX) 3.5 VIN VCC Com. B-7, -10 Ind. Power Supply Current, Standby VCC = MAX, VIN = MAX, Outputs Open Com. B-15, -25 Ind. BQ-10 BQL-15, -25 Ind. Com. B-7, -10 Clocked Power Supply Current ICC2 VCC = MAX, Outputs Open, f = 15 MHz Ind. Com. B-15, -25 Ind. BQ-10 BQL-15, -25 Ind. IOS(1) VIL VIH VOL Output Short Circuit Current Input Low Voltage Input High Voltage VIN = VIH or VIL, VCC = MIN VIN = VIH or VIL, VCC = MIN IOL = 24 mA IOL = 16 mA IOH = -4.0 mA 2.4 Com., Ind. VOUT = 0.5V -0.5 2.0 20 40 -130 0.8 VCC + 0.75 0.5 0.5 mA mA V V V V V Com. Com. 60 40 20 105 55 35 mA mA mA 80 60 125 90 mA mA 5 80 15 110 mA mA Com. Com. 60 35 5 90 55 10 mA mA mA 60 60 100 80 mA mA 60 Min Typ -35 Max -100 10 90 Units A A mA
ICC
Output Low Voltage
VOH Note:
Output High Voltage
1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.
3
AC Waveforms(1)
Note:
1.
Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.
AC Characteristics(1)
-7 Symbol tPD tCF tCO tS tH tP tW Parameter Input or Feedback to Non-Registered Output Clock to Feedback Clock to Output Input or Feedback Setup Time Hold Time Clock Period Clock Width External Feedback 1/(tS + tCO) FMAX Internal Feedback 1/(tS + tCF) No Feedback 1/(tP) tEA tER tPZX tPXZ Note: Input to Output Enable -- Product Term Input to Output Disable --Product Term OE pin to Output Enable OE pin to Output Disable 3 2 2 1.5 2 5 0 8 4 100 125 125 9 9 6 6 3 2 2 1.5 8 outputs switching 1 output switching Min 3 Max 7.5 7 3 5 2 7.5 0 12 6 68 74 83 10 10 10 10 3 2 2 1.5 6 7 2 12 0 16 8 45 50 62 15 15 15 15 3 2 2 1.5 8 10 2 15 0 24 12 37 40 41 20 20 20 20 10 12 Min 3 -10 Max 10 Min 3 -15 Max 15 Min 3 -25 Max 25 Units ns ns ns ns ns ns ns ns MHz MHz MHz ns ns ns ns
1. See ordering information for valid part numbers and speed grades.
4
ATF20V8B
ATF20V8B
Input Test Waveforms and Measurement Levels Output Test Loads
Commercial
tR, tF < 5 ns (10% to 90%)
Pin Capacitance
f = 1 MHz, T = 25C(1)
Typ CIN COUT Note: 5 6 Max 8 8 Units pF pF Conditions VIN = 0V VOUT = 0V
1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.
Power Up Reset
The registers in the ATF20V8Bs are designed to reset during power up. At a point delayed slightly from VCC crossing VRST, all registers will be reset to the low state. As a result, the registered output state will always be high on power-up. This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how VCC actually rises in the system, the following conditions are required: 1. The VCC rise must be monotonic, 2. After reset occurs, all input and feedback setup times must be met before driving the clock pin high, and 3. The clock must remain stable during tPR.
Parameter tPR VRST
Description Power-Up Reset Time Power-Up Reset Voltage
Typ 600 3.8
Max 1,000 4.5
Units ns V
Preload of Registered Outputs
The ATF16V8B's registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically by most of the approved programmers after the programming.
Security Fuse Usage
A single fuse is provided to prevent unauthorized copying of the ATF20V8B fuse patterns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible. The security fuse should be programmed last, as its effect is immediate.
Electronic Signature Word
There are 64 bits of programmable memory that are always available to the user, even if the device is secured. These bits can be used for user-specific data.
Programming/Erasing
Programming/erasing is performed using standard PLD programmers. For further information, see the Configurable Logic Databook, section titled, "CMOS PLD Programming Hardware and Software Support."
5
Input and I/O Pull-Ups
All ATF20V8B family members have internal input and I/O pull-up resistors. Therefore, whenever inputs or I/Os are not being driven externally, they will float to V CC . This ensures that all logic array inputs are at known states. These are relatively weak active pull-ups that can easily be overdriven by TTL-compatible drivers (see input and I/O diagrams below).
Input Diagram
I/O Diagram
Functional Logic Diagram Description
The Logic Option and Functional Diagrams describe the ATF20V8B architecture. Eight configurable macrocells can be configured as a registered output, combinatorial I/O, combinatorial output, or dedicated input. The ATF20V8B can be configured in one of three different modes. Each mode makes the ATF20V8B look like a different device. Most PLD compilers can choose the right mode automatically. The user can also force the selection by supplying the compiler with a mode selection. The determining factors would be the usage of register versus combinatorial outputs and dedicated outputs versus outputs with output enable control. The ATF20V8B universal architecture can be programmed to emulate many 24-pin PAL devices. These architectural subsets can be found in each of the configuration modes described in the following pages. The user can download the listed subset device JEDEC programming file to the PLD programmer, and the ATF20V8B can be configured to act like the chosen device. Check with your programmer manufacturer for this capability. Unused product terms are automatically disabled by the compiler to decrease power consumption. A Security Fuse, when programmed, protects the content of the ATF20V8B. Eight bytes (64 fuses) of User Signature are accessible to the user for purposes such as storing project name, part number, revision, or date. The User Signature is accessible regardless of the state of the Security Fuse.
6
ATF20V8B
ATF20V8B
Compiler Mode Selection
Registered ABEL, Atmel-ABEL CUPL LOG/iC OrCAD-PLD PLDesigner Tango-PLD Note: P20V8R G20V8MS GAL20V8_R "Registered" P20V8 G20V8
(1)
Complex P20V8C G20V8MA GAL20V8_C7 "Complex" P20V8 G20V8
(1)
Simple P20V8 G20V8 GAL20V8_C8 "Simple" P20V8 G20V8
(1)
Auto Select P20V8 G20V8A GAL20V8 GAL20V8 P20V8 G20V8
1. Only applicable for version 3.4 or lower.
ATF20V8B Registered Mode
PAL Device Emulation / PAL Replacement The registered mode is used if one or more registers are required. Each macrocell can be configured as either a registered or combinatorial output or I/O, or as an input. For a registered output or I/O, the output is enabled by the OE pin, and the register is clocked by the CLK pin. Eight product terms are allocated to the sum term. For a combinatorial output or I/O, the output enable is controlled by a product term, and seven product terms are allocated to the sum term. When the macrocell is configured as an input, the output enable is permanently disabled. Any register usage will make the compiler select this mode. The following registered devices can be emulated using this mode: 20R8 20RP8 20R6 20RP6 20R4 20RP4
Registered Mode Operation
7
Registered Mode Logic Diagram
8
ATF20V8B
ATF20V8B
ATF20V8B Complex Mode
PAL Device Emulation/PAL Replacement In the Complex Mode, combinatorial output and I/O functions are possible. Pins 1 and 11 are regular inputs to the array. Pins 13 through 18 have pin feedback paths back to the AND-array, which makes full I/O capability possible. Pins 12 and 19 (outermost macrocells) are outputs only. They do not have input capability. In this mode, each macrocell has seven product terms going to the sum term and one product term enabling the output. Combinatorial applications with an OE requirement will make the compiler select this mode. The following devices can be emulated using this mode: 20L8 20H8 20P8
Complex Mode Operation
ATF20V8B Simple Mode
PAL Device Emulation / PAL Replacement In the Simple Mode, 8 product terms are allocated to the sum term. Pins 15 and 16 (center macrocells) are permanently configured as combinatorial outputs. Other macrocells can be either inputs or combinatorial outputs with pin feedback to the AND-array. Pins 1 and 11 are regular inputs. The compiler selects this mode when all outputs are combinatorial without OE control. The following simple PALs can be emulated using this mode: 14L8 14H8 14P8 16L6 18H6 16P6 18L4 18H4 18P4 20L2 20H2 20P2
Simple Mode Option
9
Complex Mode Logic Diagram
10
ATF20V8B
ATF20V8B
Simple Mode Logic Diagram
11
12
ATF20V8B
ATF20V8B
13
14
ATF20V8B
ATF20V8B
Ordering Information
tPD (ns) 7.5 tS (ns) 5 tCO (ns) 5 Ordering Code ATF20V8B-7JC ATF20V8B-7PC ATF20V8B-7SC ATF20V8B-7XC ATF20V8B-10JC ATF20V8B-10PC ATF20V8B-10SC ATF20V8B-10XC ATF20V8B-10JI ATF20V8B-10PI ATF20V8B-10SI ATF20V8B-10XI 15 12 10 ATF20V8B-15JC ATF20V8B-15PC ATF20V8B-15SC ATF20V8B-15XC ATF20V8B-15JI ATF20V8B-15PI ATF20V8B-15SI ATF20V8B-15XI 25 15 12 ATF20V8B-25JC ATF20V8B-25PC ATF20V8B-25SC ATF20V8B-25XC ATF20V8B-25JI ATF20V8B-25PI ATF20V8B-25SI ATF20V8B-25XI Package 28J 24P3 24S 24X 28J 24P3 24S 24X 28J 24P3 24S 24X 28J 24P3 24S 24X 28J 24P3 24S 24X 28J 24P3 24S 24X 28J 24P3 24S 24X Operation Range Commercial (0C to 70C)
10
7.5
7
Commercial (0C to 70C)
Industrial (-40C to 85C)
Commercial (0C to 70C)
Industrial (-40C to 85C)
Commercial (0C to 70C)
Industrial (-40C to 85C)
(continued)
Package Type 28J 24P3 24S 24X 28-Lead, Plastic J-Leaded Chip Carrier (PLCC) 24-Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 24-Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC) 24-Lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP)
15
Ordering Information
tPD (ns) 10 tS (ns) 7.5 tCO (ns) 7 Ordering Code ATF20V8BQ-10JC ATF20V8BQ-10PC ATF20V8BQ-10XC ATF20V8BQL-15JC ATF20V8BQL-15PC ATF20V8BQL-15SC ATF20V8BQL-15XC ATF20V8BQL-25JC ATF20V8BQL-25PC ATF20V8BQL-25SC ATF20V8BQL-25XC ATF20V8BQL-25JI ATF20V8BQL-25PI ATF20V8BQL-25SI ATF20V8BQL-25XI Package 28J 24P3 24X 28J 24P3 24S 24X 28J 24P3 24S 24X 28J 24P3 24S 24X Operation Range Commercial (0C to 70C) Commercial (0C to 70C)
15
12
10
25
15
12
Commercial (0C to 70C)
Industrial (-40C to 85C)
Package Type 28J 24P3 24S 24X 28-Lead, Plastic J-Leaded Chip Carrier (PLCC) 24-Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 24-Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC) 24-Lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP)
16
ATF20V8B
ATF20V8B
Packaging Information
28J, 28-Lead, Plastic J-Leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters)
JEDEC STANDARD MS-018 AB
24P3, 24-Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters)
JEDEC STANDARD MS-001 AF
.045(1.14) X 45 PIN NO. 1 IDENTIFY
.045(1.14) X 30 - 45
.012(.305) .008(.203)
1.27(32.3) 1.25(31.7)
PIN 1 .266(6.76) .250(6.35) .090(2.29) MAX .005(.127) MIN
.032(.813) .026(.660)
.456(11.6) SQ .450(11.4) .495(12.6) SQ .485(12.3) .300(7.62) REF SQ
.430(10.9) SQ .390(9.91) .021(.533) .013(.330)
1.100(27.94) REF .200(5.06) MAX SEATING PLANE .151(3.84) .125(3.18) .110(2.79) .090(2.29) .065(1.65) .040(1.02) .325(8.26) .300(7.62) .012(.305) .008(.203) 0 REF 15
.050(1.27) TYP
.043(1.09) .020(.508) .120(3.05) .090(2.29) .180(4.57) .165(4.19)
.070(1.78) .020(.508) .023(.584) .014(.356)
.022(.559) X 45 MAX (3X)
.400(10.2) MAX
24S, 24-Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC) Dimensions in Inches and (Millimeters)
24X, 24-Lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP) Dimensions in Millimeters and (Inches)
.020(.508) .013(.330)
.299(7.60) .420(10.7) .291(7.39) .393(9.98) PIN 1 ID
.050(1.27) BSC .616(15.6) .598(15.2)
.105(2.67) .092(2.34)
.012(.305) .003(.076)
.013(.330) .009(.229) 0 REF 8 .050(1.27) .015(.381)
17

▲Up To Search▲

Price & Availability of ATF20V8B

	To Download ATF20V8B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .